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Abstract. DC-DC Quadratic Buck Converter (QBC)
is largely used in applications where the high step-down
conversion ratio is required. In the practical imple-
mentation, QBC is subject to uncertainties, distur-
bance, and sensor noise. To address the QBC con-
trol problems, a two-degree of freedom PID (2-DOF
PID) is designed in the robust control framework. Fur-
ther, for comparison purpose, a one-degree of free-
dom PID (1-DOF PID) and mixed sensitivity loop-
shaping (MS-LS) controller are also proposed. Con-
sidering QBC parasitic components, the QBC small-
signal transfer function is derived based on a practical
approach. Sensitivity functions are used to specify the
desired design requirements, and non-smooth optimiza-
tion is used to tune both PID’s parameters. The three
control structures are implemented and tested in the
Matlab/Simulink environment. As attested by simula-
tion results, the 2-DOF PID exhibits a better regulation
accuracy with enhanced robust stability and robust per-
formance for a wide range of supply voltage/load vari-
ation and sensor noise effect.
Keywords
DC-DC converters, mixed sensitivity, loop-
shaping, PID control, quadratic buck converter,
robust control.
1. Introduction
DC-DC converters are key elements in power energy
modulation and conversion. Basic DC-DC converters,
such as buck, boost and buck-boost, are widely used
in various fields of technology [1]. Recently, new appli-
cations, such as LED lamps, microprocessors, portable
devices and GPS, require very low dc voltages and they
operate at very high currents. Such applications re-
quire converters with low ripples in the voltage and
current and high efficiency in order to achieve precise
output voltage regulation against parameter, line and
load disturbances. Basic step-down converters are not
suitable for high step-down voltage conversion since
operating at a small duty ratio affects the converter
dynamic performance and cause asymmetry in the on
and off times of the switches. Moreover, very small
duty ratio limits the converters switching frequency
and increases peak switch current that leads to more
switching losses, severe reverse-recovery problems and
converter’s efficiency degradation [2]. Some cascade
interconnected power converters structures were devel-
oped to face this problem [3]. However, a notable dis-
advantage of cascaded converters is that the overall
efficiency is reduced by losses in switching devices. To
improve overall efficiency, Quadratic Buck Converters
(QBC) were developed in [4], [5], [6] and [7]]. QBC is
designed based on cascade connection of two buck con-
verters and has only one active switching device. The
DC conversion ratio is the product of the conversion
ratios of the two single buck converters. QBC operates
at higher switching frequencies with wide load range
and achieves an improved step-down conversion ratio.
The efficiency is also enhanced since only one active
switch is used [8] and [9].
As QBC exhibits complex nonlinear dynamics sub-
ject to parameters uncertainties and input/load vari-
ations, control loops must be introduced to guaran-
tee stability and operating performance. Several QBC
control techniques such as linear state feedback, feed-
back linearization, sliding mode control and passivity
based control, were presented in [10]. In [11], QBC
nonlinear control scheme is proposed. QBC with LC
input filter and damping control is developed in [12].
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Robust QBC control based on identified Hammerstein
model is proposed in [13]. Average current-mode con-
trol for the QBC is proposed in [14], where the outer
voltage control loop bandwidth is limited by inner cur-
rent control loop bandwidth. In [15], robust control
for QBC is designed based on Kharitonov’s theorem
and D-stability concept. To ensure robust output reg-
ulation, robust state feedback stabilizer with saturated
internal model, is proposed in [16]. In [17], inner cur-
rent loop PI parameters are selected from QBC large-
signal model, and outer voltage loop is controlled us-
ing a conventional PI regulator. To ensure robustness
in the presence of disturbances and uncertainties, H∞
based control is investigated in [18].
In this paper, 2-DOF PID is developed to solve the
QBC robust control problem. For the comparison,
a 1-DOF PID and MS-LS control are also proposed.
Taking the parasitic components into account, the
QBC small signal transfer function from output voltage
to control signal is derived. Robust performance re-
quirements are defined using the same weighting func-
tions for both PID and by another set of weighting
functions for MS-LS control. Contrary to MS-LS con-
trol and 1-DOF PID, the 2-DOF PID provides a wide
range of the crossover frequency to specify response
time-performance compromise. The non-smooth ap-
proach presented in [19] is used to tune both PID’s
parameters. Based on the model reduction methods,
MS-LS controller is reduced from 8 to 5, and the re-
duced version is presented and used in simulations.
Simulation results illustrate the 2-DOF PID in term
of accuracy and stability robustness.
The remainder of this paper is organized as follows.
Section 2. presents the QBC nominal transfer func-
tion computation. The MS-LS control is developed in
Section 3. PID controller’s design is provided in Sec-
tion 4. The three controllers’ robustness analysis
is established in Section 5. Simulation results are
shown in Section 6. Concluding remarks are given in
Section 7.
2. QBC Nominal Model
As a first step for the control design, the QBC open
loop small-signal control-to-output voltage transfer
function should be established. The objective can be
reached using analytical modeling and averaging tech-
niques [20] and [21]. In this work, a practical approach
is adopted. Based on QBC parameters and operating
point given in App. A, a Simulink implementation of
the open loop excitation is realized (Fig. 1). The PWM
control signal duty cycle is adjusted to get the desired
output voltage level. Taking into account the parasitic
components, the QBC discrete-time transfer function
G(z) = B(z)/A(z) is assumed of 6th order. Hence,
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Fig. 1: QBC open loop excitation setup.
applying the Steiglitz-McBride recursive identification
method [22] on converter averaged input/output sig-
nals for 5 iterations, yields the estimated transfer func-
tion:
B(z) = 0.7108− 1.6654z−1 + 1.9263z−2
−1.6483z−3 + 1.2154z−4 − 0.5151z−5,
A(z) = 1− 4.829z−1 + 10.1746z−2 − 11.9259z−3
+8.1753z−4 − 3.1028z−5 + 0.5094z−6.
(1)
Further, using the numerical algorithm proposed in
[23], the equivalent continuous-time transfer function
G(s) = N(s)/D(s) is given by:
N(s) = 544300s5 + 1.618 · 1011s4+
+2.184 · 1018s3 + 1.524 · 1023s2+
+7.774 · 1029s+ 3.487 · 1034,
D(s) = s6 + 674400s5 + 7.804 · 1011s4+
+3.354 · 1017s3 + 1.502 · 1023s2+
+2.677 · 1028s+ 2.342 · 1033.
(2)
TheG(s) Bode plot is shown in Fig. 2. It is clear that
QBC has two second-order filters with high quality-
factor Q, which depends on the selected circuit values.
All poles and zeros are located on the right half of the
s-plane as shown the Fig. 3. The right half plane zeros
are responsible for the excessive phase lag in the ideal
case. The Equivalent Series Resistances (ESR) provide
some damping into the system, which is beneficent as
it will ease feedback control design.
3. MS-LS Control Design
A diagram of the control design is shown in Fig. 4,
where G is the quadratic buck converter transfer func-
tion. W1, W2 and W3 are the performance, control
and noise weighting functions, respectively. Further,
w denote input signals, z output vector that includes
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Fig. 2: Frequency open loop QBC response.
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Fig. 3: Transfer function pole-zero map.
both performance and robustness measures, v is the
vector of measurements available to the controller K
and u the control signal. In the context, the necessary
definitions are given by:
S(s) =
(
I +G(s)K(s)
)−1
, (3)
T (s) = G(s)K(s)
(
I +G(s)K(s)
)−1
, (4)
where S(s) is the sensitivity function and T (s) is the
complementary sensitivity function. The generalized
closed loop transfer function is given by:
Tzw =
 W1SW2RS
W3T
 , (5)
where R(s) = K(s)
(
I + G(s)K(s)
)−1. In this mixed
problem, the control objective is to design a stable
controller that minimizes the norm of the generalized
K
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Fig. 4: MS-LS control design.
transfer function Tzw such that:
||Tzw||∞ < 1. (6)
3.1. Weighting Functions Selection
The closed loop performance of the system is largely
dependent on the shape of the weighting function. The
weight function W1 specifies the control performance
andW1 is selected according to methodology suggested
by Zhou [24],
W1 =
s/Ms + ws
s+ wses
, (7)
where es is the maximum allowed steady-state offset
fixed to es = 0.001, ws is the desired bandwidth fixed to
6 ·103 rad·s−1 and Ms is the sensitivity peak (typically
M = 1.6). Therefore,
W1 =
0.625(s+ 9600)
s+ 6
. (8)
In order to avoid impulsive input effect on the con-
verter, W2 is chosen as:
W2(s) = 0.01. (9)
W3 is used to shape the complementary sensitivity
function T , and thus it must be large at high frequen-
cies. Hence W3 is chosen as:
W3 =
s+ wb/Mb
ebs+ wb
. (10)
To keep the system stable, the complementary sensi-
tivity T must be small for high frequencies. Thus, the
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value 0.001 is selected for the parameter eb. In order
to limit the closed loop bandwidth, the parameter Mb
is fixed as 1.6 and wb is fixed to 104 rad·s−1. Then:
W3 =
1000(s+ 6250)
s+ 107
. (11)
In order to adopt a unified solution procedure, the
above matrix inequality Eq. (6) can be recast into a
standard configuration as in Fig. 4. This can be ob-
tained by using the Linear Fractional Transformation
(LFT), and the generalized plant P is obtained by
grouping signals into sets of external inputs, outputs,
input to the controller and output from the controller,
which yields:
[z
v
]
=

W1 −W1G
0 W2G
0 W3G
I −G

︸ ︷︷ ︸
P
[ r
u
]
, (12)
where r = w is the reference voltage,
z =
[
z1 z2 z3
]T is the output signals vector, is
the control signal and is the controlled QBC output
voltage. W1, W2 and W3 are the weighting functions
described by Eq. (8), Eq. (9) and Eq. (11), respectively.
Based on the above configuration, the generalized
plant can be built up, and consequently the controller
can be calculated using Matlab robust control toolbox.
Hence, the obtained 8th order controller is:
K(s) =
NK(s)
DK(s)
, (13)
with
NK(s) = 5.504 · 106s7 + 5.875 · 1013s6 + 4.141 · 1019s5
+4.48 · 1025s4 + 1.929 · 1031s3 + 8.414 · 1036s2
+1.486 · 1042s+ 1.289 · 1047,
and
DK(s) = s
8 + 5.444 · 109s7 + 5.525 · 1015s6
+2.3 · 1022s5 + 1.718 · 1028s4 + 8.868 · 1033s3
+5.922 · 1039s2 + 2.5 · 1044s+ 1.5 · 1045.
The obtained controller Eq. (13) has high order,
and can be further, reduced by examining K(s) Han-
kel singular values σi. Hankel singular values based
model reduction routines are grouped by the types of
error bound. In Balanced Truncation (BT) and related
methods, an error bound is a measure of how close the
reduced order controller Kr(s) is to the original sys-
tem and is computed based on the infinity norm of the
additive error,
||K(s)−Kr(s)||∞ =
n∑
r+1
(σi), (14)
with
Kr =
NKr (s)
DKr (s)
. (15)
The basic idea of BT relies on balancing the two
controllers’ controllability Gramian and operability
Gramian [25]. The Hankel singular values plotted in
Fig. 5 are used to decide which states of the controller
can be safely discarded. To achieve at least 1 % rela-
tive accuracy, the lowest-order controller Kr(s) should
be compatible with the desired level of accuracy chosen
to be 5.
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Fig. 5: Hankel singular values of K(s).
The function "reduce" is the gateway to all model re-
duction routines available in the toolbox MATLAB.We
use the default, square-root balance truncation (’bal-
ancmr’) option of "reduce" as the first step. This
method uses an "additive" error bound for the above
described reduction method, meaning that it tries to
keep the absolute approximation error uniformly small
for all frequencies.
The error bound for additive-error algorithms is de-
fined as:
||K(s)−Kr(s)||∞ = 2(σ6 + σ7 + σ8) = 0.0088, (16)
which yields:
NKr (s) = 1.045 · 104s4 − 3.36 · 109s3 + 5.937 · 1015s2
−1.393 · 1021s+ 6.808 · 1026,
DKr (s) = s
5 + 2.848 · 105s4 + 4.018 · 1012s3
+1.128 · 1017s2 + 1.43 · 1024s+ 7.464 · 1024.
According to condition Eq. (6), it is necessary that
the magnitude response of S lies bellow the magnitude
response of W−11 in the whole frequency range, and
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the magnitude response of T should lie bellow the re-
sponse of W−13 . Figure 6 shows that these conditions
are verified using the reduced controller.
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Fig. 6: MS-LS control design results.
4. 1-DOF PID and 2-DOF
PID Controllers Design
In the following section, the control system structure of
Fig. 7 is adopted, where C(s) is the standard controller,
CF (s) the input filter, and G is the converter transfer
function.
C sF( ) C s( ) G s( )
d
yr
u
Fig. 7: 2-DOF PID structure.
The standard PID controller is used with the transfer
function:
C(s) = KP +
KI
s
+
KDs
Tfs+ 1
, (17)
with the proportional gain KP , the integrator gain KI ,
the derivative gain KD, and the derivative filter time
constant Tf .
4.1. 2-DOF PID Controller
The output signal of a 2-DOF regulator is defined as:
u(s) = KP ep +KIeI +KDeD, (18)
where 
ep = br(s)− y(s)
eI(s) =
1
s
(
r(s)− y(s))
eD(s) =
(
cr(s)− y(s))
, (19)
where b, c are weighting parameters for proportional
term and derivative term, respectively. The 2-DOF
controller can be transformed into a 1-DOF controller,
if b and c are selected to be equal to 1. To formulate the
closed loop transfer function, the output of controller
Eq. (19) is rewritten as:
u(s) =
(
CF (s)r(s)− y(s)
)
C(s). (20)
The closed loop control system output to the pertur-
bation is given by:
y(s) =
CF (s)G(s)
1 + C(s)G(s)
r(s) +
G(s)
1 + C(s)G(s)
d(s). (21)
The system closed loop transfer function is defined as:
Tyr(s) = CF (s)
C(s)G(s)
1 + C(s)G(s)
. (22)
The parameters {KP , TI , TD, b, c} are obtained con-
sidering the targeted specifications.
4.2. Frequency Specifications
To ensure that the output voltage tracks the reference
with a desired response time and tracking error, trans-
fer function is used to specify the maximum frequency-
domain tracking error:
emax =
Aes+ ωcDe
s+ ωc
, (23)
where ωc = 2/ts (ts is the settling time) is the tracking
bandwidth, De is the maximum relative steady-state
error and Ae is the peak relative error across all fre-
quencies. For the QBC, we set De = 0.001, Ae = 1
and ωc = 103 rad·s−1, since the open loop-gain should
be high within the control bandwidth. To ensure good
disturbance rejection, the minimum loop gain profile is
chosen as:
Ws =
0.03wc
s
. (24)
To ensure insensitivity to measurement noise, the
open loop gain should be less than 1 outside the control
bandwidth, so the maximum loop gain profile is chosen
as:
WT =
0.3wc
s
. (25)
Using software provided by Matlab, the above re-
quirements are converted into normalized scalars func-
tions f(x) and g(x) such as:
g(x) =
∣∣∣∣∣∣∣∣ 1emax (T (s, x))
∣∣∣∣∣∣∣∣
∞
. (26)
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f(x) =
∣∣∣∣∣
∣∣∣∣∣ WsSaW−1T Ta
∣∣∣∣∣
∣∣∣∣∣
∞
, (27)
where T (s, x) =
L
1 + L
is the output complemen-
tary sensitivity function, L(s, x) is the open-loop re-
sponse being shaped, Ta = D−1TD is the scaled
output complementary sensitivity function, Sa =
D−1
[(
1 + L(s, x)
)]−1
D is the scaled output sensitiv-
ity function, x is the vector of free (tunable) parameters
KP , KI and KD.
Then, determining the PID parameters is equivalent
to solving the optimization problem:
min
x
max
(
af(x), g(x)
)
, (28)
where a > 0 is a parameter weighting the subproblems
importance in order to get the most optimal solution
for the optimization problem. Nonsmooth optimiza-
tion algorithms [26] and [27] are used to solve the QBC
converter control problem. According to the required
desirable performance, the ultimate PIDs parameters
are achieved as follows:
1-DOF: Kp = 0.00865, KI = 230, KD = −8.03 · 10−5,
2-DOF: Kp = 0.00824, KI = 298, KD = 1.68 · 10−5,
b = 0.00015, c = 0.226.
5. Robust Analysis
We can test the robustness properties of the three con-
trollers by executing the proper µ tests for the QBC
uncertain feedback system shown in Fig. 8, where the
dashed box represents the QBC real transfer function
Gunc. The transfer functions Wdel and ∆G parameter-
ize the multiplicative uncertainty at the converter in-
put. The transfer functionWdel is assumed known, and
the transfer function ∆G is assumed to be stable and
unknown, except for the norm condition ||∆G||∞ < 1.
The uncertainty weight Wdel is described as:
Wdel(s) =
100s+ 7.035 · 107
s+ 7.035 · 108 . (29)
controller G
u
r e
Wdel
ΔG
Gunc
y
d
Fig. 8: Uncertain feedback system.
The uncertainty in the input is 10 % in the low fre-
quency range, 100 % at w = 106 Hz and 1000 % in the
high frequency range.
Figure 9 compares the upper bounds of the struc-
tured singular values, for the robust stability analysis
of the closed-loop systems with the three controllers (1-
DOF PID, 2-DOF PID and MS-LS control). To achieve
robust stability, it is necessary that the µ-values are less
than 1 over the frequency range [28] and [29]. It is clear
that the controllers achieve a robust stability. The best
robustness is obtained by the MS-LS controller.
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Fig. 9: QBC closed-loop robust stability.
100 102 104 106 108
Frequency (rad/sec)
0
0.2
0.4
0.6
0.8
1
1.2
7 
u
pp
er
 b
ou
nd
1DOF PID
2DOF PID
MS-LS
Fig. 10: QBC closed-loop robust performance.
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Fig. 11: Simulation block diagram.
The robust performance is achieved if and only if for
each frequency computed for the closed-loop frequency
response is less than 1. The robust performance tests
for the three controllers are shown in Fig. 10. Again,
the MS-LS controller shows large µ values over the low-
frequency range.
6. Simulation Results
As shown in Fig. 11, the three controllers de-
signed in the above section are implemented in Mat-
lab/Simulink. Note that MS-LS controller Kr(s)
is implemented using the state space realization
(A,B,C,D). To compare the three controllers’ per-
formances and robustness, the following tests are per-
formed.
6.1. Set Point Tracking
The QBC response for a 10 V constant reference volt-
age is shown in Fig. 12. It can be observed that QBC
settling time is 1 ms for the MS-LS control and 2-DOF
PID controls, which is faster as compared to the 1.6 ms
settling time for the 1-DOF PID control. Another as-
pect is that MS-LS control exhibits an overshoot of
16.5 %; while the overshoot for the 1-DOF PID and
2-DOF PID is of the order of 15.5 %.
In addition, when the reference input voltage
changes from 10 to 12 V, as shown in Fig. 13, an oscil-
latory behavior is observed for MS-LS control. Com-
parison to that PID controllers provide a more dumped
behavior, in response to the reference voltage increase
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Fig. 12: QBC response to 10 V reference voltage.
or decrease, as can be noticed from Fig. 14 and Fig. 15.
6.2. Load Variation
A load variation of 100 % (from 10 to 20 Ω) is intro-
duced between 10 and 30 ms. QBC response shown
in Fig. 16 indicates that all control methods provide
almost the same performance. The output voltage ex-
hibits an undershoot of 6 % and an overshoot of 8 %.
c© 2016 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 557
POWER ENGINEERING AND ELECTRICAL ENGINEERING VOLUME: 14 | NUMBER: 5 | 2016 | DECEMBER
4 5 6 7 8 9 10
time (sec) #10-3
9.5
10
10.5
11
11.5
12
12.5
v
2
Reference
1DOF PID
2DOF PID
MS-LS
Fig. 13: QBC response to reference voltage change from 10 to
12 V.
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Fig. 14: QBC response to reference voltage change from 12 to
10 V.
6.3. Supply Voltage Variation
A voltage drop of 3 V is introduced in the supply volt-
age between 5 and 10 ms. Figure 17 shows that the
three control methods obtained almost the same stabi-
lizing time with same undershoot (about 7 % at 5 ms).
At 10 ms, similar overshoot (35 %) is observed for the
three control methods. However, at 10 ms, PID control
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Fig. 15: QBC response to reference voltage change from 10 to
8 V.
0.01 0.015 0.02 0.025 0.03
time (sec)
9
9.2
9.4
9.6
9.8
10
10.2
10.4
10.6
10.8
11
v
2
Reference
1DOF PID
2DOF PID
MS-LS
Fig. 16: QBC response to load resistance change.
methods exhibit a null undershoot compared to 3 % for
MS-LS control.
6.4. Disturbance Rejection
The supply voltage is perturbed by a sinusoidal com-
ponent of 100 Hz frequency and 2 V peak-to-peak am-
plitude. Further, sensor white noise, of 108 rad·s−1
frequency and 10−5 power, is assumed to be super-
posed on the output voltage. Figure 18 shows that
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Fig. 17: QBC response to supply voltage change.
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Fig. 18: QBC response to sinusoidal component in power source
and white noise.
2-DOF PID controller has better disturbance rejection
than 1-DOF PID and MS-LS controllers in this band
of frequencies.
7. Conclusion
A 2-DOF PID controller is proposed, designed and
simulated for the quadratic buck converter. For com-
parison purpose, 1-DOF PID and MS-LS control con-
trollers are also tested. Even if MS-LS control shows
a faster response, 2-DOF PID provides more duped
and accurate response. Further, under perturbations
and uncertainties, 2-DOF PID control exhibits better
robustness in performance and stability compared to
MS-LS control. Another practically important advan-
tage of the 2-DOF PID is a lower structure complexity
compared to MS-LS control.
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Appendix A
Quadratic Buck Converter
Parameters
Circuit parametrs Values
Input voltage E 24 V
Reference voltage v2 10 V
Switching frequency f 110 kHz
L1 39 µH
L2 27 µH
C1 16 µF
C2 18 µF
rL1 , rL2 , rC1 , rC2 0.25 Ω
Load R 10 Ω
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